Total No. of Questions: 8] **SEAT No.:** [Total No. of Pages: 2 P4766 [5561]-650 **B.E.** (E & TC) VLSI Design & Technology (2015 Pattern) Time: 2½ Hours] [Max. Marks: 70 Instructions to the candidates: 1) All questions are compulsory. 2) Figures to the right indicate full marks. **(01)** a) Explain procedure with the help of VHDL code. [6] Explain clock skew and methods to minimize the effect of clock skew. b) [7] c) Explain any four important specifications of FPGA. Also explain CLB's in FPGA. [7] OR Explain VHDL attributes with example. [6] **Q2)** a) Explain interconnect Routing Techniques. b) [7] [7] Explain in detail architecture of Macrocell in CPLD. c) **Q3)** a) Explain the following: [8] Body Effect i) Hot Electron Effect ii) Derive the expression for static & Dynamic power dissipations. Compare them. [8] OR Design CMOS logic for $\gamma = ABC + D$. Calculate W/L ratio for NMOS & **Q4)** a) PMOS area needed on chip. [8]

Draw & explain CMOS transfer characteristics.

P.T.O.

[8]

b)

<i>Q5</i>)	a)	Explain cross talk and drain punch through.	[8]
	b)	Explain fabrication method of CMOS using n well process.	[10]
		OR	
<i>Q6</i>)	a)	Explain Design issues like antenna effect and electro migration ef	ffcct.[8]
	b)	Draw stick diagram for CMOS inverter, NAND, NOR gate.	[10]
<i>Q7</i>)	a)	Explain TAP controller with state diagram.	[8]
	b)	Write short note on BIST.	[8]
OR			
Q8)	a)	Explain JTAG in detail.	[8]
	b)	Explain in detail stuck at fault model.	[8]
