		1 1	L					
Total N	No. of Questions : 4]	SEAT No. :						
P772		[Total No. of Page	es : 2					
	[5315] - 361							
	T.Y.B.Sc.							
ELECTRONIC SCIENCE								
	EL-331 - ADVANCED DIGITAL SYST	EM DESIGN						
	(2013 Pattern) (Semester - III) (P	Paper - I)						
Time:	2 Hours]	[Max. Marks	s : 40					
	ctions to the candidates:							
1)	1 1							
2) 3)	·							
-/								
Q1) A	Attempt all of the following.							
a	a) List different variables used for state machine.		[1]					
t	b) Write the role of input buffers in PLA.		[1]					
C	c) What is meaning of 'forever' loop used in veri	ilog?	[1]					
Ċ	d) List components of a verilog module.		[1]					
e	e) Write two advantages of ASIC.		[2]					
f	What is concatenation operator?		[2]					
٤	g) List four advantages of PLD.		[2]					
h	n) List four data types used in verilog.		[2]					
Q2) A	Attempt any two of the following.							
a	a) Write a program in verilog for 4 bit full adder us	ing data flow operator	s.[4]					
t	e) Explain 'for' loop in verilog with suitable exam	mple.	[4]					
C	c) Compare synchronous and asynchronous sequ	uential machines.	[4]					
	·		_					

Q3) Attempt any two of the following.

- a) Write various symbols used in ASM diagram and explain them in brief.[4]
- b) Write short note on complex programmable Logic Devices. [4]
- c) Write verilog code for 4 bit ripple counter using four T-Flipflops. [4]

P.T.O.

Q4) Attempt any two of the following:

- a) Draw the block diagram of 'Automatic Tablet Filling System'. Describe its working. [6]
- b) i) A combinational logic is given by $x=AB+A\overline{B}+\overline{AB}$. Draw diagram of programmed PAL. [3]
 - ii) Describe Mealy model with block diagram. [3]
- c) i) Explain in verilog multiway branching with example. [3]
 - ii) State 3 ways of specifying delays in continuous assignment statements and explain any one with example. [3]

OR

Q4) Answer all of the following.

a) Find the compatible state using merger graph

[4]

Present	Next State			
State	00	01	10	11
A	C/0	_/_	A/0	-/-
В	_/_	E/0	B/0	D/1
C	D/0	B/1	_/_	_/_
D	C/0	A/1	E/0	_/_
E	B/0	_/_	A/0	E/1

b) Write short note on 'SPLD'.

- [4]
- c) Explain continuous assignments statements in verilog.
- [4]

ζζζ